

**REMARKS**

At the outset, the Examiner is thanked for the thorough review and consideration of the pending application. The final Office Action dated May 23, 2007 has been received, and its contents carefully reviewed.

Claims 8, 10, 12, 13, 15, 17 and 19-21 are hereby amended. Accordingly, claims 1-25 are currently pending. Reexamination and reconsideration of the pending claims is respectfully requested.

In the Office Action, claims 10-12, 15, 17 and 19-21 are objected to because of the informalities. Therefore, applicant corrects the informalities of the claims as examiner's requirement.

In the Office Action, Claims 8 and 24-25 are rejected under 35 USC 112, second paragraph, as failing to set forth the subject matter which applicants regard as their invention. Claim 8 is amended. On the other hand, claims 24-25 are not amended. The Examiner's rejection of these claims is not understandable. Applicant respectfully requests further clarification of this rejection. Therefore, the rejection of claim 24-25 is respectfully traversed and reconsideration is requested.

In the Office Action, claims 1-9, 13-14, 16 and 22-25 are rejected under 35 USC 103(a) as being unpatentable over Ishii (U.S. Patent No. 6,670,944) in view of Park (U.S. Pub. No. 2004/0109526), further in view of Kanzaki (U.S. Patent No. 6,967,639).

The rejection of claim 1 is respectfully traversed and reconsideration is requested. Claim 1 is allowable over the cited reference at least in that claim 1 recites a combination of elements including, for example, "a shift register provided with first and second half-period clock signals having phases inverted with respect to each other, first to fourth one-period clock signals having phases shifted sequentially and each having a pulse width of one period, a start pulse, a high-level supply voltage and a low-level supply voltage, wherein the shift register generates a half-period output in response to the start pulse and the first and second half-period clock signals, and generates a one-period output at a half-period delay from an end time of the half-period output in response to any one of the first to fourth one-period clock signals".

None of the cited references, singly or in combination, teaches or suggests at least this feature of the claimed invention. Accordingly, applicant respectfully submits that claims 1-3 are allowable over the cited references.

The rejection of claim 4 is respectfully traversed and reconsideration is requested. Claim 4 is allowable over the cited reference at least in that claim 4 recites a combination of elements including, for example, “a first input circuit for charging a first charge control node in response to a start pulse and a first half-period clock signal of first and second half-period clock signals having phases inverted with respect to each other and each having a half-period pulse width, and for charging a first discharge control node in response to the first half-period clock signal and a first clock signal of first to third clock signals having phases shifted sequentially and each having a one-period pulse width; and a first output circuit for outputting a half-period output to an output node in response to a control signal from the first charge control node and the second half-period clock signal, and for discharging the output node in response to a control signal from the first discharge control node”.

None of the cited references, singly or in combination, teaches or suggests at least this feature of the claimed invention. Accordingly, applicant respectfully submits that claims 4-21 are allowable over the cited references.

The rejection of claim 22 is respectfully traversed and reconsideration is requested. Claim 22 is allowable over the cited reference at least in that claim 22 recites a combination of elements including, for example, “receiving first and second half-period clock signals having phases inverted with respect to each other and each having a half-period of pulse width, first to fourth one-period clock signals having phases shifted sequentially and each having a pulse width of one period, a start pulse, a high-level supply voltage and a low-level supply voltage; and generating a half-period output in response to the start pulse and the first and second half-period clock signals, and generating an one-period output at a half-period delay from the end time of the half-period output in response to any one of the first to fourth one-period clock signals”.

None of the cited references, singly or in combination, teaches or suggests at least this feature of the claimed invention. Accordingly, applicant respectfully submits that claims 22 and 23 are allowable over the cited references.

The rejection of claim 24 is respectfully traversed and reconsideration is requested. Claim 24 is allowable over the cited reference at least in that claim 24 recites a combination of elements including, for example, “charging a first charge control node in response to a start pulse and a first half-period clock signal of first and second half-period clock signals having phases inverted with respect to each other and each having a half-period pulse width; outputting an half-period output to an output node in response to a control signal from the first charge control node and the

first half-period clock signal; charging a first discharge control node in response to the second half-period clock signal and a first clock signal of first to third clock signals having phases shifted sequentially and each having an one-period pulse width; discharging the output node in response to a control signal from the first discharge control node; charging the second charge control node in response to the half-period output and the second half-period clock signal; charging the second discharge control node in response to the second clock signal; outputting a one-period output to the output node at a half-period delay from an end time of the half-period output in response to a control signal from the second charge control node and the third clock signal; and discharging the output node in response to a control signal from the second discharge control node”.


None of the cited references, singly or in combination, teaches or suggests at least this feature of the claimed invention. Accordingly, applicant respectfully submits that claim 24 and 25 are allowable over the cited references.

In view of the above, each of the presently pending claims in this application is believed to be in immediate condition for allowance. Accordingly, the Examiner is respectfully requested to pass this application to issue. Applicants believe the application is in condition for allowance and early, favorable action is respectfully solicited. If for any reason the Examiner finds the application other than in condition for allowance, the Examiner is requested to call the undersigned attorney at (202) 496-7500 to discuss the steps necessary for placing the application in condition for allowance. All correspondence should continue to be sent to the below-listed address.

If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time, or any other fees required to complete the filing of this response, may be charged to Deposit Account No. 50-0911. Please credit any overpayment to deposit Account No. 50-0911. A duplicate copy of this sheet is enclosed.

Dated: 23 August 2007

Respectfully submitted,

By 

**Eric J. Nuss**

Registration No.: **40,106**  
McKENNA LONG & ALDRIDGE LLP  
1900 K Street, N.W.  
Washington, DC 20006  
(202) 496-7500  
Attorneys for Applicant